Abstract-The Qucs Equation-Defined Device was introduce roughly ten years ago as a versatile behavioural simulation component for modelling the non-linear static and dynamic properties of passive components, semiconductor devices and IC macromodels. Today, this component has become an established element for building experimental device simulation models. It's inherent interactive properties make it ideal for device and circuit modelling via Qucs schematics. Moreover, Equation-Defined Devices often promote a clearer understanding of the factors involved in the construction of complex compact semiconductor simulation models. This paper is concerned with recent advances in Qucs-S/Ngspice/XSPICE modelling capabilities that improve model construction and simulation run time performance of Equation-Defined Devices using XSPICE model syntheses. To illustrate the new Qucs-S modelling techniques an XSPICE version of the EPFL EKV v2.6 long channel transistor model together with other illustrative examples are described and their performance simulated with Qucs-S and Ngspice.
I. INTRODUCTION Qucs Equation-
Defined Device (EDD) modelling of existing and emerging technology devices and IC's has become an established technique since the Qucs EDD was first released roughly ten years ago [1] [2] . The popularity of the Qucs EDD component can be largely traced back to three of its primary characteristics; firstly it can model the static and dynamic properties of physical devices expressed as a set of explicit compact model equations, secondly the structure and properties of the Qucs EDD have a direct relationship to Verilog-A hardware device language (HDL) statements [3] , making conversion of EDD models to Verilog-A straight forward [4] , and finally EDD model technology is both interactive and integrates easily with conventional circuit simulation components. At this time Qucs and it's SPICE variant Qucs-S [13] [14] appear to be the only open source simulators to have implemented the EDD. Although EDD modelling is easily applied to the construction of subcircuit models of semiconductor devices and IC's these models often tend to simulate much slower than compiled C/C++ code models. Hence, conversion of EDD derived models to HDL C/C++ models is recommended, particularly in those situations where a model is to be distributed as part of a circuit simulator package. Unfortunately, the current popular SPICE derived General Public License (GPL) circuit simulators do not implement the Analogue Device Model Synthesizer (ADMS) [5] software in a consistent way, making automatic conversion of behavioural device models to compiled C/C++ versions either difficult, or indeed sometimes not feasible. Although the Ngspice [6] and Xyce c [7] simulators both employ ADMS for Verilog-A to C++/C code translation they require that the entire simulator code is compiled and linked manually when adding new models. The Qucs-S variant of Qucs overcomes EDD simulation speed limitations by the addition of an "XSPICE CodeModel synthesizer", which has been specifically developed for converting EDD model schematics into "turn-key" C code models. The purpose of this paper is to introduce a number of recent improvements in Qucs-S EDD modelling of semiconductor devices and IC's. The improvements in Qucs-S EDD modelling capabilities are also demonstrated by an outline of (1) an XSPICE synthesized version of an EPFL EKV v2.6 of the long channel MOSFET [8] , (2) an RF inductance XSPICE CodeModel, and (3) other example models and simulation data.
II. THE STRUCTURE OF QUCS-S EQUATION-DEFINED DEVICE (EDD) MODELS
Qucs-S behavioural models of semiconductor devices and IC's can be constructed from Qucs EDD, SPICE B non-linear voltage and current sources combined with linear components to form user defined subcircuits. This approach provides a convenient interactive way of building and testing new experimental compact device models and IC macromodels. When first introduced the Qucs EDD was conceived as a maximum of eight branch two terminal non-linear modelling block where individual terminal currents (I j ) and internal stored charge (Q j ) are given by Figure  1 . Experience has shown that the limit of eight branches per EDD is insufficient when constructing complex compact semiconductor device models. As a consequence the existing Qucs EDD branch limit of 8 has been increased to 20. 
III. THE SYNTHESIS OF XSPICE CODEMODELS
Versions of the XSPICE CodeModel development software are distributed with the Ngspice and SPICE OPUS [9] circuit simulators, including implementations of the standard "analog", "digital" and "hybrid" CodeModel libraries. The standard XSPICE CodeModel libraries are distributed as file libname.cm with each model built from sets of files called "name.ifs" and "name.mod". These contain model interface and source code, respectively. The Qucs-S version of the XSPICE CodeModel software is different to Ngspice and SPICE OPUS distributions in that an XSPICE CodeModel synthesiser now forms part of the circuit simulation package. This extension automatically generates files "name.ifs" and "name.mod" files from an EDD schematic and an attached Qucs Equation block. The synthesis process is similar to that adopted by the Qucs-S Verilog-A synthesiser [10] . Moreover, it is a full "turn-key" package which does not require users to manually patch the Qucs-S C++/C code. To synthesise an XSPICE CodeModel an EDD schematic is drawn and branch variables I 1 ...I n and Q 1 ...Q n entered as algebraic/numeric expressions, followed by any required Equation block values. Selecting Qucs-S GUI commands "Create XSPICE IFS" and "Create XSPICE MOD" initiates automatic synthesis of the XSPICE CodeModels under development.
The arrows shown in Figure 2 indicate the sequence of the individual steps undertaken by Qucs-S/Ngspice to synthesise an EDD C model from an initial EDD drawing to attaching the synthesised C code to a Qucs-S schematic component symbol. A section of the C code generated by the XSPICE CodeModelling software for the non-linear resistor example is shown in Listing 1 (file Vcontrolc.mod), where the code built by this process is in accordance with the XSPICE model template structure, see the XSPICE documentation [11] for the details. One point to note regarding the model C code in Listing 1 is the fact that the partial derivatives of the EDD branch currents have been automatically generated; in the case of the non-linear resistor example, the first order partial derivatives ∂I 1 /∂V 1 and ∂I 1 /∂V 2 are required. Unlike the Qucs-S Verilog-A modelling tool the ADMS software package is not used for the synthesis of model C code but has been replaced by the Ginac C++ library [12] . The Ginac GPL package is designed to allow the creation of integrated software systems that embed symbolic manipulations, like for example the generation of partial derivatives, with computational intensive numeric routines. Qucs-S EDD handles non-linear capacitors C(V ) by evaluating capacitor current from EDD branch charge, expressed as
where ΔV = V (T IME − ΔT ), ΔT = T IME − T , T IME is the current simulation time and T the time at the previous simulation time step. The simple test circuit shown in Figure  3 illustrates the effect that a non-linear capacitance has on the transfer function of an RC low pass filter network when the DC bias is swept through a series of values. Notice in this example that the DC voltage across the capacitor is used to change C(V 1)) rather than a separate control branch. Listing 2 gives the core of the synthesized XSPICE CodeModel for the non-linear capacitor.
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IV. A BASIC QUCS-S LONG CHANNEL VERSION OF THE EPFL-EKV V2.6 COMPACT DEVICE MODEL FOR AN NMOS TRANSISTOR
The Qucs-S XSPICE synthesized CodeModel examples introduced in the previous sections demonstrate the fundamental concepts needed to take full advantage of the improved modelling power and flexibility now built into the Qucs-S circuit simulation and modelling package. When modelling semiconductor devices the complexity of the task requires adoption of a modular structure where individual parts of a model can be developed, tested and finally assembled to produce a finished model. Qucs-S encourages such an approach by the use different modelling features, including Qucs EDD, SPICE B type sources, XSPICE CodeModel synthesized blocks and appropriate linear components linked together via a set of internal nodes within the body of a subcicuit. A basic long channel EPFL EKV v2.6 nMOS model can be represented by the following set of simplified compact semiconductor device equations (5) . A detailed description of the meaning of the variables in these equations is given in reference [8] . In this paper the equations labelled (5) are used to demonstrate how EDD, and XSPICE synthesized code models can be combined to develop a basic functional, static I/V model of an nMOS transistor:
Figures 4 and 5 present the normal sequence for converting Qucs-S EDD into XSPICE C code blocks. In order to represent the EDD version of the EKVv2.6 nMOS transistor static I/V equations (5) in an easily readable format that can be fitted onto a double column page four EDD, labelled (a) to (d) are used to build the long channel I/V model. V. MODELLING RF PASSIVE COMPONENTS WITH XSPICE CODEMODELS A high percentage of EDD models consist of two main sections. Firstly, an inner core which represents the primary and secondary physical effects that determine the functionality of the device, and secondly an outer part which acts as a wrapper around the inner core connecting it to the outside world via passive components. These components often represent parasitic effects which are associated with the device signal paths from the inner core to the external connection device pins. At low frequencies parasitics normally have no significant effect on simulation performance and are usually neglected. However, at RF and higher frequencies, the reverse is true, making it essential that the parasitic components are included, otherwise significant simulation errors occur. The recent XSPICE CodeModel improvements to EDD modelling allow Qucs-S, for the first time, to include difference equations in compact simulation models. Equation (4) shows an example where Qucs-S models a non-linear capacitor current derived from the time derivative of stored branch charge written as a difference equation. In the case of an inductor, an equivalent current equation is
The expressions for current I(T IME) given in equations (4) and (5) are for ideal components without any high frequency parasitics. In contrast the electrical network shown in Figure  7 (a) is an RF inductance with parasitics Rs, Cp, Rp added. Equation-defined models for complex RCL networks can be easily handled by Qucs-S using time dependent difference equations to transform first order differential equations to simpler algebraic equations. Equation (6) introduces the RF inductance algebraic/difference equations that express the current I flowing in the model in terms of applied voltage V and component values.
I(T IME)
The expression for I(T IME) is used by Qucs-S as the basis for an XSPICE CodeModel. Listing 3 shows part of the XSPICE C code derived from the schematic and current function given in Figure 7 . Similarly, Figure 7 (c) presents a simple test bench and an AC performance curve for the RF inductor. Notice at frequencies above roughly 1e8 Hz the inductor shows distinct capacitive characteristics. This is a primary effect caused by the parasitic components Rs, Cp, Rp. 
VI. EXTENDING EQUATION-DEFINED COMPONENT AND DEVICE MODELS WITH USER DEFINED FUNCTIONS
When first released for modelling the Qucs EDD was supported by a set of operators and mathematical functions similar to those common to packages like Octave. Over the last ten years the range of these functions has been steadily improved, till today, they mirror a high percentage of the functions defined in the Verilog-A standard [3] . With the release of the Qucs-S version of EDD, and the supporting XSPICE CodeModel tools, user defined functions have also been added to the Equation-Defined modelling tool set. Qucs-S user defined functions are stored by Qucs-S as a list in a library which can be included, when needed, in XSPICE CodeModels. The following examples give an indication of the Qucs-S XSPICE user defined function syntax: Qucs EDD were introduced roughly ten years ago as a simple to use interactive non-linear modelling tool. Although Verilog-A has emerged as one of the dominant hardware description languages for compact model development the strong link between EDD and Verilog-A models has ensured that EDD modelling retains it's popularity amongst the compact modelling community. This paper introduces a number of improvements that have taken place in EDD modelling as part of the release of the Qucs-S version of Qucs. Particular emphasis being given to (1) automatic syntheses of C code compact device models from Qucs EDD schematics, with a newly developed XSPICE CodeModel synthesis tool, (2) the introduction of user defined functions and (3) subcircuit packaging of hybrid XSPICE CodeModel/EDD/linear component models. To demonstrate the utility and performance of the improved Qucs-S EDD modelling tools a number of different model fragments are described and simulated with Qucs-S/Ngspice. Given the success of the original Qucs EDD it is expected that the recent improvements in the Qucs-S non-linear modelling will over a period of time have a corresponding impact.
